Explain how Verilog is different to normal programming language?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

How does a Bandgap Voltage reference work?

0 Answers  


Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers   Infosys,


How many bit combinations are there in a byte?

6 Answers   Intel,


Implement an Inverter using a single transistor?

4 Answers   Intel,


What is the difference between fifo and the memory?

6 Answers   DewSoft, Intel, Pentagon Rugged Systems,


What is threshold voltage?

0 Answers  


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,


Draw the Layout of an Inverter?

0 Answers   Intel,


How logical gates are controlled by boolean logic?

0 Answers  


Categories