Explain how Verilog is different to normal programming language?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,


Given a circuit and asked to tell the output voltages of that circuit?

1 Answers   Intel, Omega Healthcare,


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


What does the above code synthesize to?

0 Answers   Intel,


What is the depletion region?

1 Answers  






What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


How do you detect if two 8-bit signals are same?

6 Answers  


What is the ideal input and output resistance of a current source?

0 Answers  


Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


Categories