Explain how Verilog is different to normal programming language?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,


What happens if we delay the enabling of Clock signal?

4 Answers  






Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,


What are the different limitations in increasing the power supply to reduce delay?

2 Answers  


Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers   Infosys,


Are you familiar with the term snooping?

1 Answers   Intel,


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


Write a program to explain the comparator?

0 Answers  


Categories