Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is the critical path in a SRAM?

0 Answers  


What are the steps involved in preventing the metastability?

0 Answers  


What products have you designed which have entered high volume production?

1 Answers   Intel,


Explain how logical gates are controlled by Boolean logic?

0 Answers  


What happens if we delay the enabling of Clock signal?

4 Answers  






Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,


If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,


What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,


What are set up time & hold time constraints? What do they signify?

3 Answers  


Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


What is hot electron effect?

3 Answers   Intel,


What is the build-in potential?

1 Answers   Wipro,


Categories