Explain Process technology? What package was used and how did you model the pack

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

Question Posted / sony jha

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

Have you studied buses? What types?

What is a linked list? Explain the 2 fields in a linked list?

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

what is the difference between the TTL chips and CMOS chips?

Are you familiar with the term snooping?

Explain how Verilog is different to normal programming language?

Explain the three regions of operation of a mosfet.

Explain sizing of the inverter?

Why do we need both PMOS and NMOS transistors to implement a pass gate?

Explain the Charge Sharing problem while sampling data from a Bus?

Id vs. Vds Characteristics of NMOS and PMOS transistors?

Implement an Inverter using a single transistor?

For more VLSI Interview Questions Click Here