What was your role in the silicon evaluation or product
ramp? What tools did you use?
No Answer is Posted For this Question
Be the First to Post Answer
Explain Clock Skew?
What happens if we delay the enabling of Clock signal?
What are the various regions of operation of mosfet? How are those regions used?
Cross section of an NMOS transistor?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
Cross section of a PMOS transistor?
What are the steps involved in preventing the metastability?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What are the limitations in increasing the power supply to reduce delay?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
What is a D-latch? Write the VHDL Code for it?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?