What was your role in the silicon evaluation or product
ramp? What tools did you use?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain Clock Skew?

6 Answers   Intel, nvidia,


What happens if we delay the enabling of Clock signal?

4 Answers  


What are the various regions of operation of mosfet? How are those regions used?

0 Answers  


Cross section of an NMOS transistor?

3 Answers   Intel,


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  






Cross section of a PMOS transistor?

0 Answers   Intel,


What are the steps involved in preventing the metastability?

0 Answers  


Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,


Categories