What is Cross Talk?
- 4 Answers
- 10996 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / mahesh
Crosstalk is coupling effect of capacitance that takes place
between a weak net and an aggressor net
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / manjula
Crosstalk is coupling effect of capacitance it will give
more effect to critical signal
| Is This Answer Correct ? | 2 Yes | 1 No |
Answer / jay patel
cross talk is basically a coupling of portion of energy of
one part of system into another one.
it occurs due to electrically coupling or magnetically coupling,
as two traces in circuit are separated there is a mutual
capacitance exist depend on spacing and potential differance
and so coupled voltage into another
simillarly when current flow in trace magnetic field induced
and get coupled into another due to mutual inductance.
magnitude of it depend on differance in current in both one.
cross talk is major linmiting factor in circuit design
| Is This Answer Correct ? | 1 Yes | 0 No |
In series of Inverter is placed, the charge sharing happen
between the input capacitance with the help of an load
capacitane but we cant get the desired logical output.
Remedies:
The load capacitane must be ten times greater than input
capacitance.
| Is This Answer Correct ? | 3 Yes | 14 No |
How do you size NMOS and PMOS transistors to increase the threshold voltage?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
How logical gates are controlled by boolean logic?
What?s the difference between Testing & Verification?
Explain the various MOSFET Capacitances & their significance ?
Mention what are three regions of operation of mosfet and how are they used?
Draw a CMOS Inverter. Explain its transfer characteristics
If not into production, how far did you follow the design and why did not you see it into production?
what is Channel length modulation?
Draw the Layout of an Inverter?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
86 Family 
