Answer / sharekhan

A region of width,W which is depleted of charge carriers
(ie electrons & holes) and containing only immobile ions
formed at the junction of n-type & p-type semiconductor.

Differences between Array and Booth Multipliers?

0 Answers   Intel,

---

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,

---

Insights of a 2 input NAND gate. Explain the working?

1 Answers   Intel,

---

What is Fermi level?

5 Answers  

---

Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers   Intel,

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,

---

Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,

---

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

---

What is the most complicated/valuable program you written in C/C++?

23 Answers   HCL, IBM, Intel, TCS, TVS, Wipro,

---

Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---