A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
- 3 Answers
- 9169 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / user
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S5 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S6 1 0
| Is This Answer Correct ? | 5 Yes | 1 No |
Answer / amit malik
Output Swept
------------------------
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S1 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S2 1 0
| Is This Answer Correct ? | 4 Yes | 4 No |
Answer / techie
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S0 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S0 1 0
This would be for non overlapping sequence. The above post correctly captrued overlapping sequence.
| Is This Answer Correct ? | 1 Yes | 1 No |
what is the doping?
What are the different design constraints occur in the synthesis phase?
Are you familiar with the term MESI?
Why do we use a Clock tree?
If not into production, how far did you follow the design and why did not you see it into production?
How to improve these parameters? (Cascode topology, use long channel transistors)
What is the function of tie-high and tie-low cells?
Differences between netlist of HSPICE and Spectre?
What was your role in the silicon evaluation or product ramp? What tools did you use?
How can you construct both PMOS and NMOS on a single substrate?
What are the steps required to solve setup and hold violations in vlsi?
Explain the usage of the shared SPI bus?
86 Family 
