Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13263 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
How logical gates are controlled by boolean logic?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Implement a 2 I/P and gate using Tran gates?
Draw the Layout of an Inverter?
What types of CMOS memories have you designed? What were their size? Speed?
Explain what is the use of defpararm?
Explain sizing of the inverter?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Tell me how MOSFET works.
Mention what are the two types of procedural blocks in Verilog?
Explain the working of Insights of an inverter ?
