Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13374 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
Are you familiar with the term snooping?
Explain the Working of a 2-stage OPAMP?
what is Slack?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is threshold voltage?
What are the Advantages and disadvantages of Mealy and Moore?
Mention what are three regions of operation of mosfet and how are they used?
Explain Cross section of an NMOS transistor?
Explain what is the use of defpararm?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain what is Verilog?
What are the steps required to solve setup and hold violations in vlsi?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
How binary number can give a signal or convert into a digital signal?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
