Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13502 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
What are the different classification of the timing control?
Explain how logical gates are controlled by Boolean logic?
Explain Cross section of an NMOS transistor?
What is the main function of metastability in vsdl?
What is the function of tie-high and tie-low cells?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain the Charge Sharing problem while sampling data from a Bus?
Why does the present vlsi circuits use mosfets instead of bjts?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What are the different design constraints occur in the synthesis phase?
What are the Factors affecting Power Consumption on a chip?
Explain the working of 4-bit Up/down Counter?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain the working of Insights of a pass gate ?
