Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13498 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
what is the use of defpararm?
Explain depletion region.
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain the operation considering a two processor computer system with a cache for each processor.
What are the main issues associated with multiprocessor caches and how might you solve them?
What are the different classification of the timing control?
Working of a 2-stage OPAMP?
Explain the working of Insights of a pass gate ?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
How binary number can give a signal or convert into a digital signal?
Give various factors on which threshold voltage depends.
Draw the SRAM Write Circuitry
What is the difference between cmos and bipolar technologies?
What are the Advantages and disadvantages of Mealy and Moore?
