Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 12364 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the changes that are provided to meet design power targets?
How does a Bandgap Voltage reference work?
Mention what are the different gates where Boolean logic are applicable?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
How can you model a SRAM at RTL Level?
Explain the Charge Sharing problem while sampling data from a Bus?
What happens if we delay the enabling of Clock signal?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Explain depletion region.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain CMOS Inverter transfer characteristics?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Mention what are the two types of procedural blocks in Verilog?
Describe the various effects of scaling?
