Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13243 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Working of a 2-stage OPAMP?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the main function of metastability in vsdl?
What happens if we delay the enabling of Clock signal?
What is the difference between nmos and pmos technologies?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain the three regions of operation of a mosfet.
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What does the above code synthesize to?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Differences between Array and Booth Multipliers?
Are you familiar with the term MESI?
What is the function of enhancement mode transistor?
