Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13383 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
What are the different design constraints occur in the synthesis phase?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Are you familiar with the term MESI?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is multiplexer?
Explain the working of 4-bit Up/down Counter?
Differences between IRSIM and SPICE?
Mention what are the different gates where Boolean logic are applicable?
Explain CMOS Inverter transfer characteristics?
If not into production, how far did you follow the design and why did not you see it into production?
What is the function of tie-high and tie-low cells?
How does a Bandgap Voltage reference work?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What types of high speed CMOS circuits have you designed?
