Interested to Buy Any Domain ? << Click Here >> for more details...
Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 13264 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / navya
IDDQ testing:usually performed at the beginning of test cycle.The test checks for leakage current to know if it is in normal range or abnormal range.If abnormal die fails,it is rejected and no further tests are performed.Iddq testing can detect clusters of gate oxide shorts(GOS) where gate voltage has no control over drain current and they tend to increase leakage levels.
BIST(built in self test): used to meet requirements such as high reliability and low repair cycle times.Bist reduces need for external testing(ATE).But the disadvantage is additional silicon area needed to implement BIST circuitry.
Scan design:test methodology built into digital chips
All flipflop are provided with alternate i/p for data as well as a separate clk i/p for scan testing.F/f connected together in scan chains.Testing is done by entering a special test mode called "scan mode" where test vectors is i/p to each scan chain and the bits clkd through all f/f's in the chain with resulting o/p chkd for errors.
Stuck at fault models:
stuck-on fault:always conducts Ids with an applied Vds,gate has no control over the operation
stuck off faults:current never flows regardless of Vgs or Vds.
| Is This Answer Correct ? | 13 Yes | 1 No |
Post New Answer View All Answers
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Explain various adders and difference between them?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain how logical gates are controlled by Boolean logic?
What are the changes that are provided to meet design power targets?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
What are the Advantages and disadvantages of Mealy and Moore?
What types of CMOS memories have you designed? What were their size? Speed?
What products have you designed which have entered high volume production?
Why does the present vlsi circuits use mosfets instead of bjts?
What are the different design constraints occur in the synthesis phase?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
what is multiplexer?
What types of CMOS memories have you designed? What were their size? Speed?
