Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 12373 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / navya
IDDQ testing:usually performed at the beginning of test cycle.The test checks for leakage current to know if it is in normal range or abnormal range.If abnormal die fails,it is rejected and no further tests are performed.Iddq testing can detect clusters of gate oxide shorts(GOS) where gate voltage has no control over drain current and they tend to increase leakage levels.
BIST(built in self test): used to meet requirements such as high reliability and low repair cycle times.Bist reduces need for external testing(ATE).But the disadvantage is additional silicon area needed to implement BIST circuitry.
Scan design:test methodology built into digital chips
All flipflop are provided with alternate i/p for data as well as a separate clk i/p for scan testing.F/f connected together in scan chains.Testing is done by entering a special test mode called "scan mode" where test vectors is i/p to each scan chain and the bits clkd through all f/f's in the chain with resulting o/p chkd for errors.
Stuck at fault models:
stuck-on fault:always conducts Ids with an applied Vds,gate has no control over the operation
stuck off faults:current never flows regardless of Vgs or Vds.
| Is This Answer Correct ? | 13 Yes | 1 No |
Post New Answer View All Answers
What are the different classification of the timing control?
How can you construct both PMOS and NMOS on a single substrate?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
why is the number of gate inputs to CMOS gates usually limited to four?
What are the Factors affecting Power Consumption on a chip?
6-T XOR gate?
Explain the three regions of operation of a mosfet.
Explain what is Verilog?
How to improve these parameters? (Cascode topology, use long channel transistors)
what are three regions of operation of MOSFET and how are they used?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain the operation considering a two processor computer system with a cache for each processor.
Explain the Charge Sharing problem while sampling data from a Bus?
What transistor level design tools are you proficient with? What types of designs were they used on?
