Interested to Buy Any Domain ? << Click Here >> for more details...
A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
- 3 Answers
- 10009 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / techie
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S0 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S0 1 0
This would be for non overlapping sequence. The above post correctly captrued overlapping sequence.
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
What is the critical path in a SRAM?
Basic Stuff related to Perl?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
what is multiplexer?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What are the Advantages and disadvantages of Mealy and Moore?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How does Vbe and Ic change with temperature?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the function of enhancement mode transistor?
Write a VLSI program that implements a toll booth controller?
what are three regions of operation of MOSFET and how are they used?
What does it mean “the channel is pinched off”?
