Interested to Buy Any Domain ? << Click Here >> for more details...
Why do we use a Clock tree?
- 3 Answers
- 13251 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / sharekhan
Clock tree is usd for equal distribution of clock in a VLSI
circuitry.In this technique the VLSI blocks are at equal
distance from the central clock.This technique is ues to
eliminate skew problem.
Arrangemnet is in the form of alphabhet "H" with VLSI
blocks are arranged at the end of the alphabhet H and clock
circuitry aplied at the centre of the "H".THus each block
is at equal distance from the clock circuitry.
| Is This Answer Correct ? | 18 Yes | 0 No |
Answer / arghya sasmal
During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.
Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation
| Is This Answer Correct ? | 4 Yes | 0 No |
Answer / purna
The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.
| Is This Answer Correct ? | 3 Yes | 0 No |
what is verilog?
What are the main issues associated with multiprocessor caches and how might you solve them?
What does the above code synthesize to?
What?s the critical path in a SRAM?
2 Answers Infosys, Intel, Texas,
Tell me the parameters as many as possible you know that used to character an amplifier?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain various adders and diff between them?
Tell me how BJT works.
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the steps required to solve setup and hold violations in vlsi?
What is the difference between = and == in C?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
86 Family 
