A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
- 3 Answers
- 8616 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / user
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S5 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S6 1 0
| Is This Answer Correct ? | 5 Yes | 1 No |
Post New Answer View All Answers
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is the function of enhancement mode transistor?
How to improve these parameters? (Cascode topology, use long channel transistors)
What is look up table in vlsi?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Mention what are the different gates where Boolean logic are applicable?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Mention what are the two types of procedural blocks in Verilog?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
what is Slack?
What is the ideal input and output resistance of a current source?
Design an 8 is to 3 encoder using 4 is to encoder?
What is the difference between the mealy and moore state machine?
Explain what is Verilog?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
