Interested to Buy Any Domain ? << Click Here >> for more details...
A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
- 3 Answers
- 9777 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / amit malik
Output Swept
------------------------
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S1 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S2 1 0
| Is This Answer Correct ? | 4 Yes | 4 No |
Post New Answer View All Answers
Explain Cross section of a PMOS transistor?
Implement a 2 I/P and gate using Tran gates?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Draw the stick diagram of a NOR gate. Optimize it
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain CMOS Inverter transfer characteristics?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How binary number can give a signal or convert into a digital signal?
What are the different design techniques required to create a layout for digital circuits?
Explain Cross section of an NMOS transistor?
Mention what are the two types of procedural blocks in Verilog?
Explain the operation of a 6T-SRAM cell?
What is the ideal input and output resistance of a current source?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
