Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65452 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / sanjiv
latch is lever dependent and flipflop are edge dependent
| Is This Answer Correct ? | 25 Yes | 17 No |
Answer / gou9864
ANS 2 latch can have clock but there will be no diff with or with out clock as the latch is level sensitive.
We can use two latches to make a flip flop by assigning a edge sensitive clk using Master slave configuration
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / alena khan
a flip flop consist of two latches (positive and negative
level sensitive latchs). .
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / guru sai prasad reddy.m
Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of
information. The main difference between latches and flip-flops is that for latches, their outputs are constantly
affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content
changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either
at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the
rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / neha
D latch is sensitive to the clock transition either high to low or vice versa.i.e. output responds to the change in input during clock transition , after that it maintains its state.
D flip flop is sensitive to the pulse duration. i.e. output tracks input during entire pulse width(1 or 0).
| Is This Answer Correct ? | 1 Yes | 1 No |
Answer / shashwat rohilla
The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).
http://en.wikipedia.org/wiki/Flip-flop_(electronics)
| Is This Answer Correct ? | 0 Yes | 1 No |
Answer / seokchai
latch does not have clock while flip-flop does
| Is This Answer Correct ? | 118 Yes | 204 No |
What types of high speed CMOS circuits have you designed?
Explain the usage of the shared SPI bus?
what is Latch up?How to avoid Latch up?
What is the build-in potential?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
why is the number of gate inputs to CMOS gates usually limited to four?
Basic Stuff related to Perl?
Implement a 2 I/P and gate using Tran gates?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
What?s the critical path in a SRAM?
2 Answers Infosys, Intel, Texas,
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What products have you designed which have entered high volume production?
86 Family 
