Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65454 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / shashwat rohilla
The main difference is D-Latch does not have a clock but D-
Flip Flop does.
A Latch with the facility of the clock is a Flip Flop.
As far as Level-Triggering is concerned, a FF can also be
level-triggered. It is converted to edge triggered mode by
using 2 FF (Master Slave).
http://en.wikipedia.org/wiki/Flip-flop_(electronics)
| Is This Answer Correct ? | 0 Yes | 1 No |
Post New Answer View All Answers
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain how binary number can give a signal or convert into a digital signal?
What does it mean “the channel is pinched off”?
What products have you designed which have entered high volume production?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Mention what are the different gates where Boolean logic are applicable?
Explain Cross section of an NMOS transistor?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
why is the number of gate inputs to CMOS gates usually limited to four?
What types of CMOS memories have you designed? What were their size? Speed?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Are you familiar with the term snooping?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
