Why do we need both PMOS and NMOS transistors to implement a
pass gate?
Answer Posted / eyeman
Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.
Is This Answer Correct ? | 16 Yes | 2 No |
Post New Answer View All Answers
Explain what is slack?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what is Slack?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw the stick diagram of a NOR gate. Optimize it
Mention what are three regions of operation of mosfet and how are they used?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain how binary number can give a signal or convert into a digital signal?
Explain Cross section of an NMOS transistor?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)