What is the difference between the mealy and moore state machine?

0 Answers  

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

Insights of a 2 input NAND gate. Explain the working?

1 Answers   Intel,

---

Explain how logical gates are controlled by Boolean logic?

0 Answers  

---

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,

---

What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---