Explain ASIC Design Flow?
- 2 Answers
- 14814 Views
- Intel, JK Associates, Mind Tree, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amar
ASIC design flow:
Stands for Application specific integrated circuit.
This kind of design flow has been completely automated
with few manual steps
Below is the flow
1 ] system level specification
2 ]RTL coding and simulation
2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage
3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here
GDS2 ----> Manufacturer
In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.
Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design
| Is This Answer Correct ? | 18 Yes | 2 No |
Answer / david schkolnik
To Answer #1 I must add the check done between steps:
After:
architecture is defined: Review with peers:
RTL coding: Logic simulation with tools like NCsim
Synthesis: first shot STA of (with estimated delays).
Formal verification against RTL (w/Formality)
DFT insertion and ATPG: Logic simulation, coverage, - Formal verification against
pre-DFT netlist.
Place and Route: sign-off STA (with actual delays)
LVS, DRC
Because the Verification process of the original code continues in parallel during the rest of the project, some bugs come up very late when it's too late to re-do the whole thing. Sometimes timing problems need late fixes. These small changes are called ECO, which are made straight on Layout. Then LVS needs to be run again and the result be analyzed by the top engineers in the team. Still, many bugs are born in this stage.
| Is This Answer Correct ? | 2 Yes | 2 No |
What is the difference between synchronous and asynchronous reset?
Insights of a 4bit adder/Sub Circuit?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Are you familiar with the term MESI?
What happens when the gate oxide is very thin?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Give various factors on which threshold voltage depends.
What are the various regions of operation of mosfet? How are those regions used?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What?s the critical path in a SRAM?
2 Answers Infosys, Intel, Texas,
what is a sequential circuit?
86 Family 
