Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Insights of a 2 input NAND gate. Explain the working?

Answer Posted / vinay

NAND Gate

The output is high when either of inputs A or B is high, or
if neither is high. In other words, it is normally high,
going low only if both A and B are high.


The NAND gate and the NOR gate can be said to be universal
gates since combinations of them can be used to accomplish
any of the basic operations and can thus produce an
inverter, an OR gate or an AND gate. The non-inverting gates
do not have this versatility since they can't produce an invert.

Is This Answer Correct ?    20 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain the Charge Sharing problem while sampling data from a Bus?

4677


What products have you designed which have entered high volume production?

2404


Explain the operation considering a two processor computer system with a cache for each processor.

2823


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1412


What is the difference between the mealy and moore state machine?

1061


Explain what is Verilog?

1068


Mention what are the two types of procedural blocks in Verilog?

1244


Explain how binary number can give a signal or convert into a digital signal?

1088


What are the steps required to solve setup and hold violations in vlsi?

1052


What does the above code synthesize to?

2543


Explain the Various steps in Synthesis?

3239


How can you model a SRAM at RTL Level?

5701


Explain sizing of the inverter?

4384


Differences between Array and Booth Multipliers?

4033


Design an 8 is to 3 encoder using 4 is to encoder?

1306