Explain the difference between write through and write back
cache.
- 2 Answers
- 15407 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / achal ubbott
1. Write Through policy is relatively slower. but offers
advantage of coherence between cache and main memory.
2. Write Back is faster and frquently used. It makes use of
Dirty bit. If the data in cache is not in coherence with
one in main memory then Dirty bit is set.
| Is This Answer Correct ? | 12 Yes | 0 No |
Post New Answer View All Answers
Are you familiar with the term MESI?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw the Layout of an Inverter?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Write a program to explain the comparator?
Explain what is slack?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Explain what is multiplexer?
Explain how Verilog is different to normal programming language?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Basic Stuff related to Perl?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Write a VLSI program that implements a toll booth controller?
