Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Explain the difference between write through and write back
cache.

Answer Posted / achal ubbott

1. Write Through policy is relatively slower. but offers
advantage of coherence between cache and main memory.

2. Write Back is faster and frquently used. It makes use of
Dirty bit. If the data in cache is not in coherence with
one in main memory then Dirty bit is set.

Is This Answer Correct ?    12 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Write a program to explain the comparator?

1094


Explain what is multiplexer?

1033


For CMOS logic, give the various techniques you know to minimize power consumption

1354


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2948


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2397


What are the different design constraints occur in the synthesis phase?

1070


How can you model a SRAM at RTL Level?

5695


What is look up table in vlsi?

945


How do you size NMOS and PMOS transistors to increase the threshold voltage?

2977


Explain how MOSFET works?

3201


Basic Stuff related to Perl?

2784


Write a VLSI program that implements a toll booth controller?

3949


Explain how Verilog is different to normal programming language?

1195


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1252


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2458