Explain the difference between write through and write back
cache.
- 2 Answers
- 15405 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
This is cache write hit policy,
1. write through:- The information is written to both the
cache and the main memory upon a hit,
2. write back:- The inforamtion is written to only cache,
the main memory is updated upon a read miss.
| Is This Answer Correct ? | 24 Yes | 1 No |
Post New Answer View All Answers
Mention what are the two types of procedural blocks in Verilog?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the working of Insights of an inverter ?
Draw the stick diagram of a NOR gate. Optimize it
Explain the Charge Sharing problem while sampling data from a Bus?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
How to improve these parameters? (Cascode topology, use long channel transistors)
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the different design constraints occur in the synthesis phase?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What types of high speed CMOS circuits have you designed?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the different design techniques required to create a layout for digital circuits?
