Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / anand
There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.
| Is This Answer Correct ? | 19 Yes | 0 No |
Post New Answer View All Answers
What is the difference between the mealy and moore state machine?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain Cross section of a PMOS transistor?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What are the different classification of the timing control?
What is Noise Margin? Explain the procedure to determine Noise Margin?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the difference between nmos and pmos technologies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
How can you construct both PMOS and NMOS on a single substrate?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What are the different ways in which antenna violation can be prevented?
Explain how MOSFET works?
