Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Why is OOPS called OOPS? (C++)



Why is OOPS called OOPS? (C++)..

Answer / mathi

Though c++ supports all features of c and also unavailable
features of c, many of the added features were designed to
support object oriented programming. hence it is called as
object oriented programming language .(i.e., oops).

Is This Answer Correct ?    2 Yes 5 No

Post New Answer

More VLSI Interview Questions

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers   Infosys,


What are the different design techniques required to create a layout for digital circuits?

0 Answers  


What are the different ways in which antenna violation can be prevented?

0 Answers  


What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


what is multiplexer?

0 Answers  


Categories