Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / miss shendge
mainly the mosfet is a switch. mosfet consist of 3
terminals drain gate &source when gate and source terminal
voltage is 0 that time drain to source current flows very
small but after further increasing gate to source voltage
drain current also increases.
| Is This Answer Correct ? | 5 Yes | 0 No |
Post New Answer View All Answers
Explain what is slack?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What does it mean “the channel is pinched off”?
what is the difference between the TTL chips and CMOS chips?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Basic Stuff related to Perl?
What are the different ways in which antenna violation can be prevented?
Draw a CMOS Inverter. Explain its transfer characteristics
Are you familiar with the term MESI?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
