Answer Posted / bhyreshkj
By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Explain about 6-T XOR gate?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Give various factors on which threshold voltage depends.
Explain what is the depletion region?
Explain Cross section of a PMOS transistor?
Explain the Various steps in Synthesis?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
How can you model a SRAM at RTL Level?
What types of high speed CMOS circuits have you designed?
What was your role in the silicon evaluation/product ramp? What tools did you use?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
How logical gates are controlled by boolean logic?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
