What happens to delay if we include a resistance at the
output of a CMOS circuit?



What happens to delay if we include a resistance at the output of a CMOS circuit?..

Answer / madhu

delay increases

Is This Answer Correct ?    22 Yes 0 No

Post New Answer

More VLSI Interview Questions

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,


Differences between functions and Procedures in VHDL?

5 Answers   Intel,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Explain the working of 4-bit Up/down Counter?

0 Answers   Intel,


What are the steps required to solve setup and hold violations in vlsi?

0 Answers  


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

3 Answers   Intel,


How binary number can give a signal or convert into a digital signal?

0 Answers  


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,


Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,


Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,


Categories