How do you size NMOS and PMOS transistors to increase the
threshold voltage?
- 0 Answers
- 2546 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
Why is OOPS called OOPS? (C++)
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
why is the number of gate inputs to CMOS gates usually limited to four?
Explain Cross section of a PMOS transistor?
How can you construct both PMOS and NMOS on a single substrate?
How to improve these parameters? (Cascode topology, use long channel transistors)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is a D-latch? Write the VHDL Code for it?
What is Fowler-Nordheim Tunneling?
What is Noise Margin? Explain the procedure to determine Noise Margin?
4 Answers Amkor, Cisco, Infosys, Intel,
86 Family 
