Design an 8 is to 3 encoder using 4 is to encoder?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What are the different types of skews used in vlsi?

1 Answers  


What are the different ways in which antenna violation can be prevented?

0 Answers  


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,


Explain what is slack?

0 Answers  






What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  


Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  


What happens to delay if you increase load capacitance?

3 Answers   Infosys,


Explain what is scr (silicon controlled rectifier)?

0 Answers  


Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  


Categories