Answer Posted / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Post New Answer View All Answers
How can you construct both PMOS and NMOS on a single substrate?
Design an 8 is to 3 encoder using 4 is to encoder?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the different measures that are required to achieve the design for better yield?
Explain how Verilog is different to normal programming language?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain Cross section of an NMOS transistor?
Implement a 2 I/P and gate using Tran gates?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Implement F= not (AB+CD) using CMOS gates?
What types of high speed CMOS circuits have you designed?
Explain the operation of a 6T-SRAM cell?
Write a program to explain the comparator?
What are the changes that are provided to meet design power targets?
