Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
What are the Advantages and disadvantages of Mealy and Moore?
Explain sizing of the inverter?
What is the function of tie-high and tie-low cells?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Write a program to explain the comparator?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain how Verilog is different to normal programming language?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What happens if we delay the enabling of Clock signal?
How does Vbe and Ic change with temperature?
Explain the working of Insights of an inverter ?
What are the different ways in which antenna violation can be prevented?
Explain the three regions of operation of a mosfet.
What are the different classification of the timing control?
Explain why is the number of gate inputs to cmos gates usually limited to four?
