Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What is a D-latch? Write the VHDL Code for it?

Answers were Sorted based on User's Feedback



What is a D-latch? Write the VHDL Code for it?..

Answer / rams

D latch is a device it simply transfers data from input to
output when the enable is activated.its used for the
forming of d flip flops.

Is This Answer Correct ?    17 Yes 4 No

What is a D-latch? Write the VHDL Code for it?..

Answer / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

Is This Answer Correct ?    0 Yes 0 No

What is a D-latch? Write the VHDL Code for it?..

Answer / bhushan

D-Latch is a level sensitive flip-flop.
output changes as long as clock is High(for +ve level
sensitive) or High(for -ve level sensitive)


library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;

end arch_D_latch;

Is This Answer Correct ?    23 Yes 24 No

Post New Answer

More VLSI Interview Questions

Mention what are the two types of procedural blocks in Verilog?

0 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


What happens when the gate oxide is very thin?

3 Answers   Intel,


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  


Design an 8 is to 3 encoder using 4 is to encoder?

0 Answers   Intel,


Working of a 2-stage OPAMP?

0 Answers   Intel, Tata Elxsi,


Mention what are the different gates where Boolean logic are applicable?

0 Answers  


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


Explain various adders and difference between them?

0 Answers   Intel,


What's the price in 1K quantity?

0 Answers   Wipro,


What are the changes that are provided to meet design power targets?

0 Answers  


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


Categories