Answer Posted / t.murugan
In series of Inverter is placed, the charge sharing happen
between the input capacitance with the help of an load
capacitane but we cant get the desired logical output.
Remedies:
The load capacitane must be ten times greater than input
capacitance.
| Is This Answer Correct ? | 3 Yes | 14 No |
Post New Answer View All Answers
How to improve these parameters? (Cascode topology, use long channel transistors)
what is the difference between the TTL chips and CMOS chips?
What's the price in 1K quantity?
Give various factors on which threshold voltage depends.
What does the above code synthesize to?
Differences between IRSIM and SPICE?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is Body Effect?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is the function of tie-high and tie-low cells?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
How logical gates are controlled by boolean logic?
What is the function of chain reordering?
what is Slack?