Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / t.murugan
In series of Inverter is placed, the charge sharing happen
between the input capacitance with the help of an load
capacitane but we cant get the desired logical output.
Remedies:
The load capacitane must be ten times greater than input
capacitance.
| Is This Answer Correct ? | 3 Yes | 14 No |
Post New Answer View All Answers
What are the different gates where boolean logic are applicable?
Explain the operation of a 6T-SRAM cell?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain the working of 4-bit Up/down Counter?
Insights of a 4bit adder/Sub Circuit?
Mention what are three regions of operation of mosfet and how are they used?
What does it mean “the channel is pinched off”?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain depletion region.
How logical gates are controlled by boolean logic?
How can you construct both PMOS and NMOS on a single substrate?
what is a sequential circuit?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
