Answer / guest

Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).

Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).

Answer / arpan

Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.

Answer / raghavendra

the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.

they signify the correctness of the signal

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,

---

Mention what are three regions of operation of mosfet and how are they used?

0 Answers  

---

Insights of a Tri-State Inverter?

3 Answers   Intel,

---

Cross section of an NMOS transistor?

3 Answers   Intel,

---

What is the build-in potential?

1 Answers   Wipro,

---

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  

---

What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,

---

Explain the Working of a 2-stage OPAMP?

0 Answers   Intel,

---

What are the different design constraints occur in the synthesis phase?

0 Answers  

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---

What is the function of tie-high and tie-low cells?

0 Answers  

---