What are set up time & hold time constraints? What do they
signify?
Answers were Sorted based on User's Feedback
Answer / guest
Setup time: Time before the active clock edge of the
flipflop, the input should be stable. If the signal changes
state during this interval, the output of that flipflop
cann't be predictable (called metastable).
Hold Time: The after the active clock edge of the flipflop,
the input should be stable. If the signal changes during
this interval, the output of that flipflop cann't be
predictable (called metastable).
Is This Answer Correct ? | 51 Yes | 4 No |
Answer / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
Is This Answer Correct ? | 2 Yes | 0 No |
Answer / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
Is This Answer Correct ? | 3 Yes | 12 No |
What does the above code synthesize to?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
Explain how Verilog is different to normal programming language?
Give the cross-sectional diagram of the cmos.
Explain the working of 4-bit Up/down Counter?
Explain depletion region.
What is Noise Margin? Explain the procedure to determine Noise Margin?
Working of a 2-stage OPAMP?
Are you familiar with the term snooping?
What is LVS, DRC?
What is a D-latch? Write the VHDL Code for it?