Answer Posted / sham
w r t VHDL component binding is binding of an entity with an architecture declared else where..
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What is the ideal input and output resistance of a current source?
What types of CMOS memories have you designed? What were their size? Speed?
Mention what are three regions of operation of mosfet and how are they used?
Explain what is multiplexer?
What is the function of tie-high and tie-low cells?
Explain the Working of a 2-stage OPAMP?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain depletion region.
Write a VLSI program that implements a toll booth controller?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain sizing of the inverter?
For CMOS logic, give the various techniques you know to minimize power consumption
What does the above code synthesize to?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?