Answer Posted / sham
w r t VHDL component binding is binding of an entity with an architecture declared else where..
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is threshold voltage?
How does Vbe and Ic change with temperature?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
what is Slack?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how logical gates are controlled by Boolean logic?
Draw the Layout of an Inverter?
Differences between IRSIM and SPICE?
How does a Bandgap Voltage reference work?
What is the difference between nmos and pmos technologies?
