Answer Posted / khush
If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.
Syntax:
configuration configuration_name of entity_name is
block_configuration;
end configuration_name.
Block_configuration defines the binding of components in a
block. This can be written as
for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,
for component_labels:component_name
block_configuration;
end for;
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
what is verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Mention what are the two types of procedural blocks in Verilog?
Explain the Charge Sharing problem while sampling data from a Bus?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What are the steps required to solve setup and hold violations in vlsi?
what are three regions of operation of MOSFET and how are they used?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain Cross section of an NMOS transistor?
what is multiplexer?
What is the difference between cmos and bipolar technologies?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What does it mean “the channel is pinched off”?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?