What is component binding?

Answer Posted / khush

If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.

Syntax:

configuration configuration_name of entity_name is
block_configuration;
end configuration_name.

Block_configuration defines the binding of components in a
block. This can be written as

for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,

for component_labels:component_name
block_configuration;
end for;

Is This Answer Correct ?    0 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

987


what is the difference between the TTL chips and CMOS chips?

773


Explain about 6-T XOR gate?

935


Explain various adders and difference between them?

890


Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1103


What transistor level design tools are you proficient with? What types of designs were they used on?

4777


What is the critical path in a SRAM?

2866


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1997


Give the cross-sectional diagram of the cmos.

743


What is the function of tie-high and tie-low cells?

810


Why does the present vlsi circuits use mosfets instead of bjts?

952


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

867


For CMOS logic, give the various techniques you know to minimize power consumption

1067


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1264


Draw the Layout of an Inverter?

2228