Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is a D-latch? Write the VHDL Code for it?

Answer Posted / rams

D latch is a device it simply transfers data from input to
output when the enable is activated.its used for the
forming of d flip flops.

Is This Answer Correct ?    17 Yes 4 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain sizing of the inverter?

4429


Write a VLSI program that implements a toll booth controller?

3991


What are the main issues associated with multiprocessor caches and how might you solve them?

2238


what is the difference between the TTL chips and CMOS chips?

1133


Explain the working of 4-bit Up/down Counter?

4439


What's the price in 1K quantity?

2827


Explain what is Verilog?

1116


For CMOS logic, give the various techniques you know to minimize power consumption

1411


Explain CMOS Inverter transfer characteristics?

3926


How to improve these parameters? (Cascode topology, use long channel transistors)

2188


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1300


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1663


Explain what is slack?

1074


What is the difference between cmos and bipolar technologies?

1139


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1610