Answer Posted / sghsg

library ieee;
use ieee.std_logic_1164.all;

entity D_latch is
port (
clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end D_latch;

architecture arch_D_latch of D_latch is
begin
process(d,clk)
begin
-- +ve level sensitive
if(clk = '1') then
q <= d;
else
q <= q;
end if;
end process;
end arch_D_latch;

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1520

---

What's the price in 1K quantity?

2798

---

Tell me how MOSFET works.

2377

---

If not into production, how far did you follow the design and why did not you see it into production?

2054

---

What is the difference between cmos and bipolar technologies?

1102

---

Are you familiar with the term snooping?

3450

---

What are the Factors affecting Power Consumption on a chip?

1245

---

Explain how logical gates are controlled by Boolean logic?

1138

---

Implement a 2 I/P and gate using Tran gates?

3983

---

Working of a 2-stage OPAMP?

3134

---

What is the difference between synchronous and asynchronous reset?

1057

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1554

---

What types of high speed CMOS circuits have you designed?

2529

---

Draw a CMOS Inverter. Explain its transfer characteristics

1146

---

What is the function of tie-high and tie-low cells?

1045

---