Answer Posted / santosh kumar
Read Fail in SRAM is due to sense amplifier circuit. So to
find out the read failure probability in SRAM, run monte
carlo simulation in sense amplifier ckt with different read
offset
Regards
Santosh
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What are the different measures that are required to achieve the design for better yield?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What are the steps involved in preventing the metastability?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is look up table in vlsi?
What types of CMOS memories have you designed? What were their size? Speed?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain the working of 4-bit Up/down Counter?
Explain various adders and difference between them?
How can you construct both PMOS and NMOS on a single substrate?
What are the changes that are provided to meet design power targets?
Explain how binary number can give a signal or convert into a digital signal?