Answer Posted / santosh kumar
Read Fail in SRAM is due to sense amplifier circuit. So to
find out the read failure probability in SRAM, run monte
carlo simulation in sense amplifier ckt with different read
offset
Regards
Santosh
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What are the ways to Optimize the Performance of a Difference Amplifier?
Mention what are the different gates where Boolean logic are applicable?
What is look up table in vlsi?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
For CMOS logic, give the various techniques you know to minimize power consumption
What was your role in the silicon evaluation or product ramp? What tools did you use?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the function of enhancement mode transistor?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Working of a 2-stage OPAMP?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Cross section of a PMOS transistor?
what is a sequential circuit?
What happens if we delay the enabling of Clock signal?
Implement a 2 I/P and gate using Tran gates?