If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
- 0 Answers
- 789 Views
- Intel, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What are the different gates where boolean logic are applicable?
what is Latch up?How to avoid Latch up?
Explain Cross section of a PMOS transistor?
Explain how logical gates are controlled by Boolean logic?
What are the ways to Optimize the Performance of a Difference Amplifier?
Insights of a Tri-state inverter?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What are the different ways in which antenna violation can be prevented?
What are the main issues associated with multiprocessor caches and how might you solve them?
What happens if we delay the enabling of Clock signal?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is look up table in vlsi?
86 Family 
