What are the different limitations in increasing the power
supply to reduce delay?
Answers were Sorted based on User's Feedback
Answer / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Answer / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
Explain why & how a MOSFET works?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What happens to delay if you increase load capacitance?
Mention what are the different gates where Boolean logic are applicable?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
What is the difference between = and == in C?
How do you detect if two 8-bit signals are same?
Mention what are the two types of procedural blocks in Verilog?
Are you familiar with VHDL and/or Verilog?
Give various factors on which threshold voltage depends.
Explain various adders and difference between them?