Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


While using logic design, explain the various steps that r
followed to obtain the desirable design in a well defined
manner?



While using logic design, explain the various steps that r followed to obtain the desirable design ..

Answer / sudeep

1. logic specification.
2. Truth table creation of the given logic,
3. logic minimization using karnuagh mapps
4. logic design using gates.

Is This Answer Correct ?    12 Yes 2 No

Post New Answer

More VLSI Interview Questions

Differences between netlist of HSPICE and Spectre?

1 Answers   Intel,


A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,


Explain what is the use of defpararm?

0 Answers  


Explain the three regions of operation of a mosfet.

0 Answers  


What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,


How does Vbe and Ic change with temperature?

0 Answers   Qualcomm,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


Have you studied buses? What types?

5 Answers   Intel,


Explain why & how a MOSFET works?

2 Answers   Infosys,


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


Why do we use a Clock tree?

3 Answers   Intel,


Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,


Categories