Interested to Buy Any Domain ? << Click Here >> for more details...
What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 8733 Views
- I also Faced
- E-Mail Answers
Answer Posted / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
What products have you designed which have entered high volume production?
Explain the Working of a 2-stage OPAMP?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Working of a 2-stage OPAMP?
What are the changes that are provided to meet design power targets?
What is threshold voltage?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Basic Stuff related to Perl?
What does the above code synthesize to?
What are the Advantages and disadvantages of Mealy and Moore?
Write a VLSI program that implements a toll booth controller?
What are the different design constraints occur in the synthesis phase?
What is the function of enhancement mode transistor?
For CMOS logic, give the various techniques you know to minimize power consumption
