Interested to Buy Any Domain ? << Click Here >> for more details...
What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 8734 Views
- I also Faced
- E-Mail Answers
Answer Posted / bauer
There are also Mobility Degradation and Subthreshold Conduction which directly depend on the Voltage and Temperature.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What types of high speed CMOS circuits have you designed?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain the Working of a 2-stage OPAMP?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain what is the depletion region?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Draw the stick diagram of a NOR gate. Optimize it
What are the different design constraints occur in the synthesis phase?
What is the purpose of having depletion mode device?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What are the different design techniques required to create a layout for digital circuits?
