Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...




Embedded Systems Interview Questions
Questions Answers Views Company eMail

If not into production, how far did you follow the design and why did not you see it into production?

Intel,

2148

Insights of an inverter. Explain the working?

Intel,

1 10408

Insights of a 2 input NOR gate. Explain the working?

Infosys, Intel,

1 3735

Insights of a 2 input NAND gate. Explain the working?

Intel,

1 9053

Implement F= not (AB+CD) using CMOS gates?

Intel,

1 6124

Insights of a pass gate. Explain the working?

Intel,

5030

Why do we need both PMOS and NMOS transistors to implement a pass gate?

INEL, Intel,

3 14826

What does the above code synthesize to?

Intel,

2659

Cross section of a PMOS transistor?

Intel,

4816

Cross section of an NMOS transistor?

Intel,

3 10071

What is a D-latch? Write the VHDL Code for it?

Intel,

3 22754

Differences between D-Latch and D flip-flop?

AIT, Intel, Sibridge Technologies,

17 65911

Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

Intel,

6 20819

What is latchup? Explain the methods used to prevent it?

Intel,

2 9759

What is charge sharing?

Cypress Semiconductor, Intel,

2 13632


Un-Answered Questions { Embedded Systems }

What is 'daisy-chaining' in reference to the 8086?

1198


Explain difference between risc and cisc processor?

929


How might a task-based model differ from a threaded model?

847


What is fetch and execute cycle?

1207


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3925


how does the 8086 differ from the 8085 microprocessor?

1092


Explain about interrupt driven mode of data transfer

1053


How many bits microprocessor was first developed?

1102


What do you mean by ionospheric bending?

908


Mention interrupts pins of 8085?

1202


What happens when the intr signal goes high in the 8085?

1136


What is the width of data bus?

1090


Explain the pointers and index group of registers

1165


What are recursive functions? Can we make them in line?

875


Which segment is used to store interrupt and subroutine return address registers?

1276