Interested to Buy Any Domain ? << Click Here >> for more details...
What is charge sharing?
- 2 Answers
- 13367 Views
- Cypress Semiconductor, Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / lu
Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value
| Is This Answer Correct ? | 22 Yes | 0 No |
Answer / gk
it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.
| Is This Answer Correct ? | 3 Yes | 0 No |
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
Draw the stick diagram of a NOR gate. Optimize it
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is multiplexer?
what is charge sharing?
Implement a 2 I/P and gate using Tran gates?
What are the limitations in increasing the power supply to reduce delay?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is clock feed through?
what is short Channel effect.
How do you size NMOS and PMOS transistors to increase the threshold voltage?
What is latchup? Explain the methods used to prevent it?
86 Family 
