Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What is charge sharing?

Answers were Sorted based on User's Feedback



What is charge sharing?..

Answer / lu

Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value

Is This Answer Correct ?    22 Yes 0 No

What is charge sharing?..

Answer / gk

it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  


What are set up time & hold time constraints? What do they signify?

3 Answers  


Explain Basic Stuff related to Perl?

0 Answers   Intel,


For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  


What are the different classification of the timing control?

0 Answers  


Mention what are three regions of operation of mosfet and how are they used?

0 Answers  


what is a sequential circuit?

0 Answers  


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

3 Answers   Intel,


Differences between Array and Booth Multipliers?

0 Answers   Intel,


How to find the read failiure probablity in SRAM?

2 Answers  


What is component binding?

2 Answers   Intel,


Categories