Answer / lu

Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value

Answer / gk

it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.

Have you studied buses? What types?

1 Answers   Intel,

---

What is polymorphism? (C++)

2 Answers   Intel,

---

Explain what is the use of defpararm?

0 Answers  

---

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

Mention what are the different gates where Boolean logic are applicable?

0 Answers  

---

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  

---

Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,

---

Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,

---

Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,

---

Mention what are the two types of procedural blocks in Verilog?

0 Answers  

---

Explain various adders and difference between them?

0 Answers   Intel,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---