what is the difference between the testing and verification?



what is the difference between the testing and verification?..

Answer / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

What are the steps involved in preventing the metastability?

0 Answers  


what is body effect?

1 Answers  


Explain various adders and diff between them?

1 Answers   Intel,


what is the difference between the TTL chips and CMOS chips?

0 Answers  


How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,






what is charge sharing?

0 Answers   Intel,


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,


What happens if we delay the enabling of Clock signal?

4 Answers  


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,


Insights of a pass gate. Explain the working?

0 Answers   Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


Categories