what is the difference between the testing and verification?
- 1 Answers
- 6253 Views
- Intel, I also Faced
- E-Mail Answers
Answer / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What is Fermi level?
Explain Basic Stuff related to Perl?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is the difference between cmos and bipolar technologies?
Explain the various MOSFET Capacitances & their significance ?
What is polymorphism? (C++)
What are the main issues associated with multiprocessor caches and how might you solve them?
What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?
What's the price in 1K quantity?
Design an 8 is to 3 encoder using 4 is to encoder?
86 Family 
