What are the limitations in increasing the power supply to
reduce delay?
Answers were Sorted based on User's Feedback
Answer / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
Is This Answer Correct ? | 10 Yes | 0 No |
Answer / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
Is This Answer Correct ? | 1 Yes | 2 No |
What is a D-latch? Write the VHDL Code for it?
Explain how Verilog is different to normal programming language?
What happens if we increase the number of contacts or via from one metal layer to the next?
Insights of a 2 input NOR gate. Explain the working?
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain what is slack?
Give the various techniques you know to minimize power consumption?
What types of high speed CMOS circuits have you designed?
Differences between netlist of HSPICE and Spectre?
What are the total number of lines written by you in C/C++? What compiler was used?