What are the limitations in increasing the power supply to
reduce delay?
Answers were Sorted based on User's Feedback
Answer / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Answer / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the different ways in which antenna violation can be prevented?
What types of CMOS memories have you designed? What were their size? Speed?
Are you familiar with VHDL and/or Verilog?
What is the difference between = and == in C?
Insights of a Tri-State Inverter?
What are the Advantages and disadvantages of Mealy and Moore?
How does a Bandgap Voltage reference work?
Explain Custom Design Flow?
what is Early effects and their physical origin.
If not into production, how far did you follow the design and why did not you see it into production?
Explain the three regions of operation of a mosfet.