What are the limitations in increasing the power supply to
reduce delay?
Answers were Sorted based on User's Feedback
Answer / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
Is This Answer Correct ? | 10 Yes | 0 No |
Answer / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
Is This Answer Correct ? | 1 Yes | 2 No |
Explain the working of Insights of an inverter ?
While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?
what is the doping?
Design an 8 is to 3 encoder using 4 is to encoder?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
What is Fowler-Nordheim Tunneling?
Mention what are the two types of procedural blocks in Verilog?
What is the critical path in a SRAM?
Explain the various MOSFET Capacitances & their significance?
What types of CMOS memories have you designed? What were their size? Speed?
Explain how binary number can give a signal or convert into a digital signal?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,