What are the limitations in increasing the power supply to
reduce delay?
Answers were Sorted based on User's Feedback
Answer / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Answer / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Explain the various MOSFET Capacitances & their significance?
Insights of a 4bit adder/Sub Circuit?
Give various factors on which threshold voltage depends.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
How do you detect if two 8-bit signals are same?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain the working of differential sense amplifier?
Explain depletion region.
What are the different types of skews used in vlsi?
What are the steps involved in designing an optimal pad ring?