In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
Is This Answer Correct ? | 13 Yes | 6 No |
what is the doping?
What are the total number of lines written by you in C/C++? What compiler was used?
What is look up table in vlsi?
Have you studied buses? What types?
How does Vbe and Ic change with temperature?
Explain the operation considering a two processor computer system with a cache for each processor.
what are three regions of operation of MOSFET and how are they used?
What is the main function of metastability in vsdl?
What does the above code synthesize to?
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
Differences between IRSIM and SPICE?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?