Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 20695 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Answer / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Answer / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
Differences between functions and Procedures in VHDL?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What was your role in the silicon evaluation/product ramp? What tools did you use?
How can you construct both PMOS and NMOS on a single substrate?
What are the ways to Optimize the Performance of a Difference Amplifier?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are set up time & hold time constraints? What do they signify?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Insights of a 2 input NOR gate. Explain the working?
Explain what is Verilog?
86 Family 
