In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answer Posted / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
Is This Answer Correct ? | 13 Yes | 6 No |
Post New Answer View All Answers
Explain the working of Insights of an inverter ?
Draw the stick diagram of a NOR gate. Optimize it
What is the difference between cmos and bipolar technologies?
Write a program to explain the comparator?
Write a VLSI program that implements a toll booth controller?
Give the cross-sectional diagram of the cmos.
What are the Factors affecting Power Consumption on a chip?
How can you model a SRAM at RTL Level?
What is the difference between synchronous and asynchronous reset?
Explain the three regions of operation of a mosfet.
What is the difference between the mealy and moore state machine?
What are the different measures that are required to achieve the design for better yield?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain what is scr (silicon controlled rectifier)?
How to improve these parameters? (Cascode topology, use long channel transistors)