In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 19401 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / prasanna
When signal transfer from one clock domain sequential to
another clock domain sequential logic
| Is This Answer Correct ? | 13 Yes | 6 No |
Post New Answer View All Answers
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain what is Verilog?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Are you familiar with the term snooping?
Mention what are the different gates where Boolean logic are applicable?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain depletion region.
6-T XOR gate?
Explain the Various steps in Synthesis?
What types of CMOS memories have you designed? What were their size? Speed?
Working of a 2-stage OPAMP?
